On nominal delay minimization in LUT-based FPGA technology mapping

Jason Cong, Yuzheng Ding. On nominal delay minimization in LUT-based FPGA technology mapping. Integration, 18(1):73-94, 1994. [doi]

Abstract

Abstract is missing.