Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Zhiqiang Cui, Zhongfeng Wang. A 170 Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: An FPGA Implementation of Array LDPC DecoderJin Sha, Ming-Lun Gao, Zhongjin Zhang, Li Li, Zhongfeng Wang. apccas 2006: 1675-1678 [doi]
The following publications are possibly variants of this publication: