Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs

Matteo Dall'Osso, Gianluca Biccari, Luca Giovannini, Davide Bertozzi, Luca Benini. Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. In 30th International IEEE Conference on Computer Design, ICCD 2012, Montreal, QC, Canada, September 30 - Oct. 3, 2012. pages 45-48, IEEE Computer Society, 2012. [doi]

Abstract

Abstract is missing.