Efficient analog circuit synthesis with simultaneous yield and robustness optimization

Geert Debyser, Georges G. E. Gielen. Efficient analog circuit synthesis with simultaneous yield and robustness optimization. In ICCAD. pages 308-311, 1998. [doi]

Authors

Geert Debyser

This author has not been identified. Look up 'Geert Debyser' in Google

Georges G. E. Gielen

This author has not been identified. Look up 'Georges G. E. Gielen' in Google