Efficient analog circuit synthesis with simultaneous yield and robustness optimization

Geert Debyser, Georges G. E. Gielen. Efficient analog circuit synthesis with simultaneous yield and robustness optimization. In ICCAD. pages 308-311, 1998. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: