Efficient analog circuit synthesis with simultaneous yield and robustness optimization

Geert Debyser, Georges G. E. Gielen. Efficient analog circuit synthesis with simultaneous yield and robustness optimization. In ICCAD. pages 308-311, 1998. [doi]

Abstract

Abstract is missing.