On-chip interconnections: impact of adjacent lines on timing

Denis Deschacht, Grégory Servel. On-chip interconnections: impact of adjacent lines on timing. In Proceedings of ASP-DAC 2001, Asia and South Pacific Design Automation Conference 2001, January 30-February 2, 2001, Yokohama, Japan. pages 539-544, ACM, 2001. [doi]

Authors

Denis Deschacht

This author has not been identified. Look up 'Denis Deschacht' in Google

Grégory Servel

This author has not been identified. Look up 'Grégory Servel' in Google