Srinivas Devadas, Kurt Keutzer. Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits. In DAC. pages 221-227, 1990. [doi]
No references recorded for this publication.
No citations of this publication recorded.