Certified Timing Verification and the Transition Delay of a Logic Circuit - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert Wang. Certified Timing Verification and the Transition Delay of a Logic Circuit. In DAC. pages 549-555, 1992. [doi]

This author has not been identified. Look up 'Srinivas Devadas' in GoogleThis author has not been identified. Look up 'Kurt Keutzer' in GoogleThis author has not been identified. Look up 'Sharad Malik' in GoogleThis author has not been identified. Look up 'Albert Wang' in Google

runs on WebDSL