Certified Timing Verification and the Transition Delay of a Logic Circuit - researchr publication references

researchr

You are not signed in
Sign in
Sign up

Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert Wang. Certified Timing Verification and the Transition Delay of a Logic Circuit. In DAC. pages 549-555, 1992. [doi]

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL