A Highly Parallel FPGA Implementation of Sparse Neural Network Training - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Sourya Dey, Diandian Chen, Zongyang Li, Souvik Kundu, Kuan-Wen Huang, Keith M. Chugg, Peter A. Beerel. A Highly Parallel FPGA Implementation of Sparse Neural Network Training. In David Andrews, René Cumplido, Claudia Feregrino, Dirk Stroobandt, editors, 2018 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2018, Cancun, Mexico, December 3-5, 2018. pages 1-4, IEEE, 2018. [doi]

The following publications are possibly variants of this publication:

Speedy: An Accelerator for Sparse Convolutional Neural Networks on FPGAsLiqiang Lu, Yun Liang 0001, Ruirui Huang, Wei Lin, Xiaoyuan Cui, Jiansong Zhang. fpga 2019: 187 [doi]

Sparse Winograd Convolutional Neural Networks on Small-scale Systolic ArraysFeng Shi, Haochen Li, Yuhe Gao, Benjamin Kuschner, Song Chun Zhu. fpga 2019: 118 [doi]

runs on WebDSL