An analog on-chip learning circuit architecture of the weight perturbation algorithm

Francesco Diotalevi, Maurizio Valle, Gian Marco Bo, Ezio Biglieri, Daniele D. Caviglia. An analog on-chip learning circuit architecture of the weight perturbation algorithm. In IEEE International Symposium on Circuits and Systems, ISCAS 2000, Emerging Technologies for the 21st Century, Geneva, Switzerland, 28-31 May 2000, Proceedings. pages 419-422, IEEE, 2000. [doi]

Authors

Francesco Diotalevi

This author has not been identified. Look up 'Francesco Diotalevi' in Google

Maurizio Valle

This author has not been identified. Look up 'Maurizio Valle' in Google

Gian Marco Bo

This author has not been identified. Look up 'Gian Marco Bo' in Google

Ezio Biglieri

This author has not been identified. Look up 'Ezio Biglieri' in Google

Daniele D. Caviglia

This author has not been identified. Look up 'Daniele D. Caviglia' in Google