An analog on-chip learning circuit architecture of the weight perturbation algorithm

Francesco Diotalevi, Maurizio Valle, Gian Marco Bo, Ezio Biglieri, Daniele D. Caviglia. An analog on-chip learning circuit architecture of the weight perturbation algorithm. In IEEE International Symposium on Circuits and Systems, ISCAS 2000, Emerging Technologies for the 21st Century, Geneva, Switzerland, 28-31 May 2000, Proceedings. pages 419-422, IEEE, 2000. [doi]

Abstract

Abstract is missing.