Fault Simulation in Sequential Multi-Valued Logic Networks - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Rolf Drechsler, Martin Keim, Bernd Becker. Fault Simulation in Sequential Multi-Valued Logic Networks. In ISMVL. pages 145, 1997. [doi]

The following publications are possibly variants of this publication:

Efficient Bridging Fault Simulation of Sequential Circuits Based on Multi-Valued LogicsIlia Polian, Piet Engelke, Bernd Becker. ismvl 2002: 216 [doi]

Test Generation for (Sequential) Multi-Valued Logic Networks based on Genetic AlgorithmMartin Keim, Nicole Drechsler, Rolf Drechsler, Bernd Becker. ismvl 1998: 215 [doi]

Verification of Multi-Valued Logic NetworksRolf Drechsler. ismvl 1996: 10-15 [doi]

runs on WebDSL