The following publications are possibly variants of this publication:
- 3D self testing with Spidergon STNoCMarcello Coppola. vts 2010: 327 [doi]
- Off-Chip SDRAM Access Through Spidergon STNoCKhaldon Hassan, Marcello Coppola. isvlsi 2011: 245-261 [doi]
- Spidergon STNoC: The technology that adds value to your SystemMarcello Coppola. hotchips 2010: 1-39 [doi]
- Error resilience of intra-die and inter-die communication with 3D spidergon STNoCVladimir Pasca, Lorena Anghel, Claudia Rusu, Riccardo Locatelli, Massimo Coppola. date 2010: 275-278 [doi]
- Application-Specific Topology Design Customization for STNoCGianluca Palermo, Cristina Silvano, Giovanni Mariani, Riccardo Locatelli, Marcello Coppola. dsdm 2007: 547-550 [doi]
- A topology design customization approach for STNoCGianluca Palermo, Giovanni Mariani, Cristina Silvano, Riccardo Locatelli, Marcello Coppola. nanonet 2007: 14 [doi]