FLATS: Filling Logic and Testing Spatially for FPGA Authentication and Tamper Detection

Adam Duncan, Grant Skipper, Andrew Stern, Adib Nahiyan, Fahim Rahman, Andrew Lukefahr, Mark Tehranipoor, Martin Swany. FLATS: Filling Logic and Testing Spatially for FPGA Authentication and Tamper Detection. In IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2019, McLean, VA, USA, May 5-10, 2019. pages 81-90, IEEE, 2019. [doi]

Abstract

Abstract is missing.