ASIC BIST Synthesis: A VHDL Approach

Tom Eberle, Robert McVay, Chris Meyers, Jason Moore. ASIC BIST Synthesis: A VHDL Approach. In Proceedings IEEE International Test Conference 1996, Test and Design Validity, Washington, DC, USA, October 20-25, 1996. pages 741-750, IEEE Computer Society, 1996.

Authors

Tom Eberle

This author has not been identified. Look up 'Tom Eberle' in Google

Robert McVay

This author has not been identified. Look up 'Robert McVay' in Google

Chris Meyers

This author has not been identified. Look up 'Chris Meyers' in Google

Jason Moore

This author has not been identified. Look up 'Jason Moore' in Google