George Economakos, K. Anagnostopoulos. Bit level architectural exploration technique for the design of low power multipliers. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]
Abstract is missing.