Clock Buffer Placement Algorithm for Wire-Delay-Dominated Timing Model

Masato Edahiro, Richard J. Lipton. Clock Buffer Placement Algorithm for Wire-Delay-Dominated Timing Model. In 6th Great Lakes Symposium on VLSI (GLS-VLSI 96), March 22-23, 1996, Ames, IA, USA. pages 143-147, IEEE Computer Society, 1996. [doi]

Authors

Masato Edahiro

This author has not been identified. Look up 'Masato Edahiro' in Google

Richard J. Lipton

This author has not been identified. Look up 'Richard J. Lipton' in Google