Enhancing Temporal Logic Falsification With Specification Transformation and Valued Booleans - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Johan Lidén Eddeland, Koen Claessen, Nicholas Smallbone, Zahra Ramezani, Sajed Miremadi, Knut Åkesson. Enhancing Temporal Logic Falsification With Specification Transformation and Valued Booleans. IEEE Trans. on CAD of Integrated Circuits and Systems, 39(12):5247-5260, 2020. [doi]

This author has not been identified. Look up 'Johan Lidén Eddeland' in GoogleIdentified as Koen Claessen This author has not been identified. Look up 'Nicholas Smallbone' in GoogleThis author has not been identified. Look up 'Zahra Ramezani' in GoogleThis author has not been identified. Look up 'Sajed Miremadi' in GoogleThis author has not been identified. Look up 'Knut Åkesson' in Google

runs on WebDSL