An Inherently Secure FPGA using PUF Hardware-Entanglement and Side-Channel Resistant Logic in 65nm Bulk CMOS

Burak Erbagci, Nail Etkin Can Akkaya, Cagri Erbagci, Ken Mai. An Inherently Secure FPGA using PUF Hardware-Entanglement and Side-Channel Resistant Logic in 65nm Bulk CMOS. In 45th IEEE European Solid State Circuits Conference, ESSCIRC 2019, Cracow, Poland, September 23-26, 2019. pages 65-68, IEEE, 2019. [doi]

Abstract

Abstract is missing.