Roger Espasa, Mateo Valero. Simultaneous multithreaded vector architecture: merging ILP and DLP for high performance. In Proceedings of the Fourth International on High-Performance Computing, HiPC 1997, Bangalore, India, 18-21 December, 1997. pages 350-357, IEEE Computer Society, 1997. [doi]
Abstract is missing.