Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms

Carlos Flores Fajardo, Zhen Fang, Ravi Iyer, German Fabila Garcia, Seung Eun Lee, Li Zhao. Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms. In Leon Stok, Nikil D. Dutt, Soha Hassoun, editors, Proceedings of the 48th Design Automation Conference, DAC 2011, San Diego, California, USA, June 5-10, 2011. pages 966-971, ACM, 2011. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.