Balance power leakage to fight against side-channel analysis at gate level in FPGAs

Xin Fang, Pei Luo, Yunsi Fei, Miriam Leeser. Balance power leakage to fight against side-channel analysis at gate level in FPGAs. In 26th IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2015, Toronto, ON, Canada, July 27-29, 2015. pages 154-155, IEEE, 2015. [doi]

Abstract

Abstract is missing.