Physical design for testability for bridges in CMOS circuits

F. Joel Ferguson. Physical design for testability for bridges in CMOS circuits. In 11th IEEE VLSI Test Symposium (VTS'93), 6 Apr 1993-8 Apr 1993, Atlantic City, NJ, USA. pages 290-295, IEEE, 1993. [doi]

Abstract

Abstract is missing.