Voltage droop reduction using throttling controlled by timing margin feedback

Michael S. Floyd, Alan J. Drake, Robert W. Berry, Harold Chase, Richard L. Willaman, Jarom Pena. Voltage droop reduction using throttling controlled by timing margin feedback. In Symposium on VLSI Circuits, VLSIC 2012, Honolulu, HI, USA, June 13-15, 2012. pages 96-97, IEEE, 2012. [doi]

Authors

Michael S. Floyd

This author has not been identified. Look up 'Michael S. Floyd' in Google

Alan J. Drake

This author has not been identified. Look up 'Alan J. Drake' in Google

Robert W. Berry

This author has not been identified. Look up 'Robert W. Berry' in Google

Harold Chase

This author has not been identified. Look up 'Harold Chase' in Google

Richard L. Willaman

This author has not been identified. Look up 'Richard L. Willaman' in Google

Jarom Pena

This author has not been identified. Look up 'Jarom Pena' in Google