Testing reconfigured RAM s and scrambled address RAM s for pattern sensitive faults

Manoj Franklin, Kewal K. Saluja. Testing reconfigured RAM s and scrambled address RAM s for pattern sensitive faults. IEEE Trans. on CAD of Integrated Circuits and Systems, 15(9):1081-1087, 1996. [doi]

Abstract

Abstract is missing.