On-chip leakage monitor circuit to scan optimal reverse bias voltage for adaptive body-bias circuit under gate induced drain leakage effect

M. Fujii, H. Suzuki, H. Notani, H. Makino, H. Shinohara. On-chip leakage monitor circuit to scan optimal reverse bias voltage for adaptive body-bias circuit under gate induced drain leakage effect. In William Redman-White, Anthony J. Walton, editors, ESSCIRC 2008 - 34th European Solid-State Circuits Conference, Edinburgh, Scotland, UK, 15-19 September 2008. pages 258-261, IEEE, 2008. [doi]

Authors

M. Fujii

This author has not been identified. Look up 'M. Fujii' in Google

H. Suzuki

This author has not been identified. Look up 'H. Suzuki' in Google

H. Notani

This author has not been identified. Look up 'H. Notani' in Google

H. Makino

This author has not been identified. Look up 'H. Makino' in Google

H. Shinohara

This author has not been identified. Look up 'H. Shinohara' in Google