On-chip leakage monitor circuit to scan optimal reverse bias voltage for adaptive body-bias circuit under gate induced drain leakage effect - researchr publication

researchr

You are not signed in
Sign in
Sign up

M. Fujii, H. Suzuki, H. Notani, H. Makino, H. Shinohara. On-chip leakage monitor circuit to scan optimal reverse bias voltage for adaptive body-bias circuit under gate induced drain leakage effect. In William Redman-White, Anthony J. Walton, editors, ESSCIRC 2008 - 34th European Solid-State Circuits Conference, Edinburgh, Scotland, UK, 15-19 September 2008. pages 258-261, IEEE, 2008. [doi]

Abstract is missing.

runs on WebDSL