Interconnection-Delay and Clock-Skew Estimate Modelings for Floorplan-Driven High-Level Synthesis Targeting FPGA Designs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Koichi Fujiwara, Kazushi Kawamura, Masao Yanagisawa, Nozomu Togawa. Interconnection-Delay and Clock-Skew Estimate Modelings for Floorplan-Driven High-Level Synthesis Targeting FPGA Designs. IEICE Transactions, 99-A(7):1294-1310, 2016. [doi]

This author has not been identified. Look up 'Koichi Fujiwara' in GoogleThis author has not been identified. Look up 'Kazushi Kawamura' in GoogleThis author has not been identified. Look up 'Masao Yanagisawa' in GoogleThis author has not been identified. Look up 'Nozomu Togawa' in Google

runs on WebDSL