The following publications are possibly variants of this publication:
- Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural NetworksChen Zhang, Peng Li, Guangyu Sun, Yijin Guan, Bingjun Xiao, Jason Cong. fpga 2015: 161-170 [doi]
- Improving the Performance of OpenCL-based FPGA Accelerator for Convolutional Neural NetworkJialiang Zhang, Jing Li. fpga 2017: 25-34 [doi]
- DeltaRNN: A Power-efficient Recurrent Neural Network AcceleratorChang Gao, Daniel Neil, Enea Ceolini, Shih-Chii Liu, Tobi Delbrück. fpga 2018: 21-30 [doi]
- A High Throughput Multi-bit-width 3D Systolic Accelerator for NAS Optimized Deep Neural Networks on FPGAMingqiang Huang, Yucen Liu, Quan Cheng, Shuxin Yang, Kai Li, Junyi Luo, Zhengke Yang, Qiufeng Li, Hao Yu, Changhai Man. fpga 2022: 50 [doi]