Multiplexer and Memory-Efficient Circuits for Parallel Bit Reversal

Mario Garrido. Multiplexer and Memory-Efficient Circuits for Parallel Bit Reversal. IEEE Trans. on Circuits and Systems, 66-II(4):657-661, 2019. [doi]

Abstract

Abstract is missing.