NPCPL: Normal Process Complementary Pass Transistor Logic for Low Latency, High Throughput Designs

Debabrata Ghosh, S. K. Nandy, K. Parthasarathy, V. Visvanathan. NPCPL: Normal Process Complementary Pass Transistor Logic for Low Latency, High Throughput Designs. In VLSI Design. pages 341-346, 1993.

Authors

Debabrata Ghosh

This author has not been identified. Look up 'Debabrata Ghosh' in Google

S. K. Nandy

This author has not been identified. Look up 'S. K. Nandy' in Google

K. Parthasarathy

This author has not been identified. Look up 'K. Parthasarathy' in Google

V. Visvanathan

This author has not been identified. Look up 'V. Visvanathan' in Google