Pavel Ghosh, Arunabha Sen. Power efficient voltage islanding for Systems-on-chip from a floorplanning perspective. In Design, Automation and Test in Europe, DATE 2010, Dresden, Germany, March 8-12, 2010. pages 654-657, IEEE, 2010. [doi]
Abstract is missing.