Design of CMOS three-stage amplifiers for near-to-minimum settling-time

Gianluca Giustolisi, Gaetano Palumbo. Design of CMOS three-stage amplifiers for near-to-minimum settling-time. Microelectronics Journal, 107:104939, 2021. [doi]

Authors

Gianluca Giustolisi

This author has not been identified. Look up 'Gianluca Giustolisi' in Google

Gaetano Palumbo

This author has not been identified. Look up 'Gaetano Palumbo' in Google