A low-power area-efficient SRAM with enhanced read stability in 0.18-μm CMOS

Cihun-Siyong Alex Gong, Ci-Tong Hong, Kai-Wen Yao, Muh-Tian Shiue. A low-power area-efficient SRAM with enhanced read stability in 0.18-μm CMOS. In IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2008, Macao, China, November 30 2008 - December 3, 2008. pages 729-732, IEEE, 2008. [doi]

No reviews for this publication, yet.