3.1 POWER9™: A processor family optimized for cognitive computing with 25Gb/s accelerator links and 16Gb/s PCIe Gen4

Christopher J. Gonzalez, Eric Fluhr, Daniel Dreps, David Hogenmiller, Rahul M. Rao, Jose Paredes, Michael S. Floyd, Michael A. Sperling, Ryan Kruse, Vinod Ramadurai, Ryan Nett, Md. Saiful Islam, Juergen Pille, Donald W. Plass. 3.1 POWER9™: A processor family optimized for cognitive computing with 25Gb/s accelerator links and 16Gb/s PCIe Gen4. In 2017 IEEE International Solid-State Circuits Conference, ISSCC 2017, San Francisco, CA, USA, February 5-9, 2017. pages 50-51, IEEE, 2017. [doi]

Authors

Christopher J. Gonzalez

This author has not been identified. Look up 'Christopher J. Gonzalez' in Google

Eric Fluhr

This author has not been identified. Look up 'Eric Fluhr' in Google

Daniel Dreps

This author has not been identified. Look up 'Daniel Dreps' in Google

David Hogenmiller

This author has not been identified. Look up 'David Hogenmiller' in Google

Rahul M. Rao

This author has not been identified. Look up 'Rahul M. Rao' in Google

Jose Paredes

This author has not been identified. Look up 'Jose Paredes' in Google

Michael S. Floyd

This author has not been identified. Look up 'Michael S. Floyd' in Google

Michael A. Sperling

This author has not been identified. Look up 'Michael A. Sperling' in Google

Ryan Kruse

This author has not been identified. Look up 'Ryan Kruse' in Google

Vinod Ramadurai

This author has not been identified. Look up 'Vinod Ramadurai' in Google

Ryan Nett

This author has not been identified. Look up 'Ryan Nett' in Google

Md. Saiful Islam

This author has not been identified. Look up 'Md. Saiful Islam' in Google

Juergen Pille

This author has not been identified. Look up 'Juergen Pille' in Google

Donald W. Plass

This author has not been identified. Look up 'Donald W. Plass' in Google