Marcel Gort, Jason Helge Anderson. Reducing FPGA Router Run-Time through Algorithm and Architecture. In International Conference on Field Programmable Logic and Applications, FPL 2011, September 5-7, Chania, Crete, Greece. pages 336-342, IEEE, 2011. [doi]
Abstract is missing.