Ujjwal Guin, Chen-Huan Chiang. Design for Bit Error Rate estimation of high speed serial links. In 29th IEEE VLSI Test Symposium, VTS 2011, May 1-5, 2011, Dana Point, California, USA. pages 278-283, IEEE Computer Society, 2011. [doi]
Abstract is missing.