The following publications are possibly variants of this publication:
- Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOSAibin Yan, Chaoping Lai, Yinlei Zhang, Jie Cui 0004, Zhengfeng Huang, Jie Song, Jing Guo 0004, Xiaoqing Wen. tetc, 9(1):520-533, 2021. [doi]
- A Low Overhead and Double-Node-Upset Self-Recoverable LatchAibin Yan, Fan Xia, Tianming Ni, Jie Cui 0004, Zhengfeng Huang, Patrick Girard 0001, Xiaoqing Wen. itc-asia 2023: 1-5 [doi]
- Novel Speed-and-Power-Optimized SRAM Cell Designs With Enhanced Self-Recoverability From Single- and Double-Node UpsetsAibin Yan, Yan Chen, Yuanjie Hu, Jun Zhou 0016, Tianming Ni, Jie Cui 0004, Patrick Girard 0001, Xiaoqing Wen. tcas, 67-I(12):4684-4695, 2020. [doi]
- A Novel Triple-Node-Upset-Tolerant CMOS Latch Design using Single-Node-Upset-Resilient CellsZhiyuan Song, Aibin Yan, Jie Cui 0004, Zhili Chen, Xuejun Li, Xiaoqing Wen, Chaoping Lai, Zhengfeng Huang, Huaguo Liang. itc-asia 2019: 139-144 [doi]