Yield Optimization for Analog Circuits over Multiple Corners via Bayesian Neural Networks: Enhancing Circuit Reliability under Environmental Variation

Nanlin Guo, Fulin Peng, Jiahe Shi, Fan Yang 0001, Jun Tao 0001, Xuan Zeng 0001. Yield Optimization for Analog Circuits over Multiple Corners via Bayesian Neural Networks: Enhancing Circuit Reliability under Environmental Variation. ACM Trans. Design Autom. Electr. Syst., 29(1), January 2024. [doi]

Authors

Nanlin Guo

This author has not been identified. Look up 'Nanlin Guo' in Google

Fulin Peng

This author has not been identified. Look up 'Fulin Peng' in Google

Jiahe Shi

This author has not been identified. Look up 'Jiahe Shi' in Google

Fan Yang 0001

This author has not been identified. Look up 'Fan Yang 0001' in Google

Jun Tao 0001

This author has not been identified. Look up 'Jun Tao 0001' in Google

Xuan Zeng 0001

This author has not been identified. Look up 'Xuan Zeng 0001' in Google