Automatic Test Generation for Combinational Threshold Logic Networks

Pallav Gupta, Rui Zhang, Niraj K. Jha. Automatic Test Generation for Combinational Threshold Logic Networks. IEEE Trans. VLSI Syst., 16(8):1035-1045, 2008. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.