Average Leakage Current Estimation of CMOS Logic Circuits - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

José Pineda de Gyvez, Eric van de Wetering. Average Leakage Current Estimation of CMOS Logic Circuits. In 19th IEEE VLSI Test Symposium (VTS 2001), Test and Diagnosis in a Nanometric World, 29 April - 3 May 2001, Marina Del Rey, CA, USA. pages 375-379, IEEE Computer Society, 2001. [doi]

This author has not been identified. Look up 'José Pineda de Gyvez' in GoogleThis author has not been identified. Look up 'Eric van de Wetering' in Google

runs on WebDSL