Average Leakage Current Estimation of CMOS Logic Circuits

José Pineda de Gyvez, Eric van de Wetering. Average Leakage Current Estimation of CMOS Logic Circuits. In 19th IEEE VLSI Test Symposium (VTS 2001), Test and Diagnosis in a Nanometric World, 29 April - 3 May 2001, Marina Del Rey, CA, USA. pages 375-379, IEEE Computer Society, 2001. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.