A Diagnosable Network-on-Chip for FPGA Verification of Intellectual Properties - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Kyuseung Han, Jae-Jin Lee, Woojoo Lee, Jinho Lee. A Diagnosable Network-on-Chip for FPGA Verification of Intellectual Properties. IEEE Design & Test of Computers, 36(2):81-87, 2019. [doi]

This author has not been identified. Look up 'Kyuseung Han' in GoogleThis author has not been identified. Look up 'Jae-Jin Lee' in GoogleThis author has not been identified. Look up 'Woojoo Lee' in GoogleThis author has not been identified. Look up 'Jinho Lee' in Google

runs on WebDSL