A Diagnosable Network-on-Chip for FPGA Verification of Intellectual Properties

Kyuseung Han, Jae-Jin Lee, Woojoo Lee, Jinho Lee. A Diagnosable Network-on-Chip for FPGA Verification of Intellectual Properties. IEEE Design & Test of Computers, 36(2):81-87, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.