On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

B. P. Harish, Navakanta Bhat, Mahesh B. Patil. On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology. IEEE Trans. on CAD of Integrated Circuits and Systems, 26(3):606-614, 2007. [doi]

This author has not been identified. Look up 'B. P. Harish' in GoogleThis author has not been identified. Look up 'Navakanta Bhat' in GoogleThis author has not been identified. Look up 'Mahesh B. Patil' in Google

runs on WebDSL