At-Speed Built-in Test for Logic Circuits with Multiple Clocks

Kazumi Hatayama, Michinobu Nakao, Yasuo Sato. At-Speed Built-in Test for Logic Circuits with Multiple Clocks. In 11th Asian Test Symposium (ATS 2002), 18-20 November 2002, Guam, USA. pages 292-297, IEEE Computer Society, 2002. [doi]

Authors

Kazumi Hatayama

This author has not been identified. Look up 'Kazumi Hatayama' in Google

Michinobu Nakao

This author has not been identified. Look up 'Michinobu Nakao' in Google

Yasuo Sato

This author has not been identified. Look up 'Yasuo Sato' in Google