A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver

Mike Yun He, John Poulton. A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver. J. Solid-State Circuits, 41(3):597-606, 2006. [doi]

Abstract

Abstract is missing.