Min He, Xiaolong Wu, Si-Qing Zheng. An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system. Computers & Electrical Engineering, 35(6):951-965, 2009. [doi]
No references recorded for this publication.
No citations of this publication recorded.